

## **Digital Pulse Generator for Neuromorphic Devices**

Soyeon Choi and Hoyoung Yoo Dept. of EE, Chungnam National University

#### Abstract


we propose a digital pulse count controller for neuromorphic devices to verify the resistance change characteristics of neuromorphic devices. In general, the resistance change characteristics of neuromorphic devices are verified based on pulse. The proposed digital pulse generator consists of two coponents: Counter to count the number of pulses and MUX that specifies the number of output pulses. Due to the neuromorphic element and the structure that can be integrated, the proposed pulse generator is low-cost and easy to use. As an experiment, The digital pulse generator was designed using a CMOS 180nm process, and it was shown that it can be used to verify the resistance change characteristics of neuromorphic devices through operation verification.

### Introduction

#### Implementation Results

#### Neruomorphic devices


- Neruomorphic devices consist of neuron/synapse device
- Both devices use pulses to verify the resistance change characteristics
- The device parameter analyzer is high cost and hard to control pulses to verify the characteristics



#### Synthesis & Layout results

• CMOS 180 nm CMOS process @ 250 MHz

Physical metrics	Digital pulse generator
Area	0.01357mm <sup>2</sup>
Equivalent gate count	188
Critical-path delay	3.36ns
Throughput	297.619 Mbps
Max metal layer	3




#### Experimental results

#### **Proposed Architecture**

#### Digital pulse generator


- Digital pulse generator consisted of 2 modules
- Counter : counting the number of pulses
- Mutiplexor : specifying the number of output pulses




Timing diagram


СК

• Number of output pulses generated according to the mode



# Conclusion • Proposed digital pulse generator Conventional method Proposed method • Metal layer X Neuromorphic device • Output (a) 25 • Dise with: 100 fb; 90%





Acknowledgement This work was supported by the National Research Foundation of Korea (NRF) grant funded by the Korea government (MSIT) (NRF - 2019M3F3A1A01074449) and EDA tools were supported by IDEC



